We will inform centres about any changes to the specification. We will also publish changes on our website. The latest version of our specification will always be the one on our website (www.ocr.org.uk) and this may differ from printed versions.

Copyright © 2015 OCR. All rights reserved.

Copyright
OCR retains the copyright on all its publications, including the specifications. However, registered centres for OCR are permitted to copy material from this specification booklet for their own internal use.


Registered office: 1 Hills Road
Cambridge
CB1 2EU

OCR is an exempt charity.
Delivery guides are designed to represent a body of knowledge about teaching a particular topic and contain:

- **Content**: a clear outline of the content covered by the delivery guide;
- **Thinking Conceptually**: expert guidance on the key concepts involved, common difficulties students may have, approaches to teaching that can help students understand these concepts and how this topic links conceptually to other areas of the subject;
- **Thinking Contextually**: a range of suggested teaching activities using a variety of themes so that different activities can be selected that best suit particular classes, learning styles or teaching approaches.

If you have any feedback on this Delivery Guide or suggestions for other resources you would like OCR to develop, please email resources.feedback@ocr.org.uk.
a) The Arithmetic and Logic Unit; ALU, Control Unit and Registers (ProgramCounter; PC, Accumulator; ACC, MemoryAddress Register; MAR, Memory Data Register; MDR, Current Instruction Register; CIR). Busses: data, address and control: How this relates to assembly language programs

b) The Fetch-Decode-Execute Cycle, including its effect on registers

c) The factors affecting the performance of the CPU: clock speed, number of cores

d) Cache

e) The use of pipelining in a processor to improve efficiency

f) Von Neumann, Harvard and contemporary processor architecture.
Thinking Conceptually

<table>
<thead>
<tr>
<th>Approaches to teaching the content</th>
<th>Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td>This topic starts by exploring in detail the CPU/Processor at a working level. Students will learn about the various parts of the CPU and how they interact and function to process instructions and ‘compute’.</td>
<td><img src="#" alt="Click here" /></td>
</tr>
<tr>
<td>There are a selection of interactive sites which explain and provide animations for the various component parts of a processor: <a href="http://www.eastaughs.fsnet.co.uk/cpu/index.htm">http://www.eastaughs.fsnet.co.uk/cpu/index.htm</a></td>
<td><img src="#" alt="Click here" /></td>
</tr>
<tr>
<td>This video demonstrates how the CPU works: <a href="https://www.youtube.com/watch?v=cNIIiTXABJIA">https://www.youtube.com/watch?v=cNIIiTXABJIA</a></td>
<td><img src="#" alt="Click here" /></td>
</tr>
<tr>
<td>The Fetch-Decode-Execute Cycle is a model to demonstrate what the parts of the Processor are doing and the effect that this has on the internal memory registers. There are many videos showing this cycle in action which will support students’ understanding of the process: <a href="https://www.youtube.com/watch?v=04UGopESS6A">https://www.youtube.com/watch?v=04UGopESS6A</a> <a href="https://www.youtube.com/watch?v=j1L2erViGq">https://www.youtube.com/watch?v=j1L2erViGq</a></td>
<td><img src="#" alt="Click here" /> <img src="#" alt="Click here" /></td>
</tr>
<tr>
<td>Students need to understand the Fetch-Decode-Execute Cycle at the registry and component level. Little Man Computer is free software which models a simple von Neumann architecture computer; it has all of the basic features of a modern computer. Little Man Computer can be programmed in machine or assembly code, which will enable you to run your programs. This does require software to be installed first, although students may be familiar with the interface from GCSE: <a href="http://www.yorku.ca/sychen/research/LMC/">http://www.yorku.ca/sychen/research/LMC/</a></td>
<td><img src="#" alt="Click here" /> <img src="#" alt="Click here" /></td>
</tr>
<tr>
<td>The topic covers the factors that affect CPU performance; students are required to identify what they are as well as explain the impact that each will have on performance. This can be achieved by comparing several PROCESSOR specifications and professional reviews of the performance. Benchmark testing is a useful tool to compare CPU performance across a range of brands and technologies. Students can then discuss and analyse, in relation to the factors, why one processor outperforms another. This resource: <a href="https://www.cpubenchmark.net/">https://www.cpubenchmark.net/</a> allows students to compare and contrast a range of CPU benchmarks or look for a specific model.</td>
<td><img src="#" alt="Click here" /> <img src="#" alt="Click here" /> <img src="#" alt="Click here" /></td>
</tr>
<tr>
<td>Depending on what access rights students have to computers, they could predict the performance of a computer, based on the factors, and install the free software to benchmark test it: <a href="http://novabench.com/">http://novabench.com/</a></td>
<td><img src="#" alt="Click here" /></td>
</tr>
<tr>
<td>A further technique that improves the efficiency of the processor is pipelining. This is a commonly used structure that improves the performance of a processor by using the output from one execution as the input for another. This approach is common in manufacturing and assembly lines. This site gives a good overview: <a href="http://en.wikipedia.org/wiki/Pipeline_(computing)">http://en.wikipedia.org/wiki/Pipeline_(computing)</a></td>
<td><img src="#" alt="Click here" /></td>
</tr>
</tbody>
</table>
## Approaches to teaching the content

Pipelining is a technique used to speed up the fetch-decode-execute cycle; this is important when comparing the differences between and benefits of CISC and RISC in 1.1.2. Types of Processor.

Finally, this topic traces back to the original concepts of processor architecture developed by Von Neumann and Harvard. These contemporary processor architectures are also historical and many resources provide a detailed guide to how the architectures were developed and how they differ from each other:

- http://www.princeton.edu/~achaney/tmve/wiki100k/docs/Harvard_architecture.html
- http://www.eeherald.com/section/design-guide/dg.html

Students will gain an insight into how these architectures have developed into today's modern-day processors, supporting discussions around future advancements.

## Common misconceptions or difficulties students may have

Students who have studied GCSE Computing will have an understanding of the CPU and its function. Students may consider a CPU/Processor as three elements, the ALU, CU and Cache. Within these are more elements which function together to ‘process’ a set of instructions.

## Conceptual links to other areas of the specification – useful ways to approach this topic to set students up for topics later in the course

This unit content will support elements 1.1.2 Types of Processor, where students explore types of processors, and 1.2.1 Systems Software, where students study Interrupts, the role of Interrupts and Interrupt Service Routines (ISR) and their role within the fetch-decode-execute cycle.
## Thinking Contextually

<table>
<thead>
<tr>
<th>Activities</th>
<th>Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Activity 1</strong></td>
<td>![Learner Resource 1](Click here)</td>
</tr>
</tbody>
</table>
| - Cut out the cards in Learner Resource 1 and place them in a box or bag.  
- Students take it in turns to pull one out. Depending on resources, the students could use plasticine to model the word or a concept that represents the word.  
- Students could draw the word instead or use actions to explain the word without talking.  
- To add an element of competition, students could be split into groups and play against each other, for example two students have the same word and have to use the plasticine to create something that represents the word which enables their team to guess correctly.  
- After each correct guess, the students should be asked how they guessed it; this can be an opportunity to ask further questions or clarify misunderstanding. |  |
| **Activity 2** | ![Learner Resource 2](Click here) |
| **Part 1** |  |
| - Using the cards in Learner Resource 1, cut them up, give one to each student or give them all to a group of students. The task is to put them into the correct order of the FETCH actions and the EXECUTE actions. Students should justify why they have ordered the actions and explain what is happening. |  |
| **Part 2** |  |
| - Make an animation of the Fetch-Decode-Execute Cycle. Learner Resource 2 shows a basic explanation.  
- Use these sites to support your knowledge and check that your animation is correct:  
  - [http://en.wikibooks.org/wiki/A-level_Computing/AQA/Computer_Components_The_Stored_Program_Concept_and_the_Internet/Machine_Level_Architecture/The_Fetch%28E2%80%93Execute_cycle_and_the_role_of Registers_within_it](http://en.wikibooks.org/wiki/A-level_Computing/AQA/Computer_Components_The_Stored_Program_Concept_and_the_Internet/Machine_Level_Architecture/The_Fetch%28E2%80%93Execute_cycle_and_the_role_of Registers_within_it) |  |
### Learner Resource 1: Activity 1 cards

<table>
<thead>
<tr>
<th>The Arithmetic and Logic Unit</th>
<th>Data and Address Control</th>
<th>ALU, Control Unit and Registers</th>
<th>Program Counter; PC</th>
<th>Accumulator</th>
<th>Memory Address Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Data Register</td>
<td>Von Neumann architecture</td>
<td>Harvard architecture</td>
<td>The Fetch-Decode-Execute Cycle</td>
<td>Pipelining</td>
<td>CPU</td>
</tr>
<tr>
<td>Performance</td>
<td>Assembly language</td>
<td>Number of Cores</td>
<td>Current Instruction Register</td>
<td>Busses</td>
<td>Clock Speed</td>
</tr>
</tbody>
</table>
Learner Resource 2 Fetch-Decode-Execute Cycle

**Fetch**
- The Program Counter (PC) contains the address of the next instruction to be fetched.
- The address contained in the PC is copied to the Memory Address Register (MAR).
- The instruction is copied from the memory location contained in the MAR and placed in the Memory Buffer Register (MBR).
- The entire instruction is copied from the MBR and placed in the Current Instruction Register (CIR).
- The PC is incremented so that it points to the next instruction to be fetched.

**Execute**
- The address part of the instruction is placed in the MAR.
- The instruction is decoded and executed.
- The processor checks for interrupts (signals from devices or other sources seeking the attention of the processor) and either branches to the relevant interrupt service routine or starts the cycle again.
OCR Resources: the small print

OCR's resources are provided to support the teaching of OCR specifications, but in no way constitute an endorsed teaching method that is required by the Board and the decision to use them lies with the individual teacher. Whilst every effort is made to ensure the accuracy of the content, OCR cannot be held responsible for any errors or omissions within these resources. We update our resources on a regular basis, so please check the OCR website to ensure you have the most up to date version.

© OCR 2015 - This resource may be freely copied and distributed, as long as the OCR logo and this message remain intact and OCR is acknowledged as the originator of this work.

Please get in touch if you want to discuss the accessibility of resources we offer to support delivery of our qualifications resources.feedback@ocr.org.uk.