

AS and A LEVEL


Topic Exploration Pack

H046/H446

COMPUTER SCIENCE

Theme: Structure and Function
of the Processor

September 2015



CAMBRIDGE
UNIVERSITY PRESS
www.cambridge.org

OCR
Oxford Cambridge and RSA

We will inform centres about any changes to the specification. We will also publish changes on our website. The latest version of our specification will always be the one on our website (www.ocr.org.uk) and this may differ from printed versions.

Copyright © 2015 OCR. All rights reserved.

Copyright

OCR retains the copyright on all its publications, including the specifications. However, registered centres for OCR are permitted to copy material from this specification booklet for their own internal use.

Oxford Cambridge and RSA Examinations is a Company Limited by Guarantee. Registered in England. Registered company number 3484466.

Registered office: 1 Hills Road
Cambridge
CB1 2EU

OCR is an exempt charity.

Contents

Contents	3
Structure and Function of the Processor	3
Suggested Activities	5
Activity 1: CPU architecture interactive poster	7
Activity 2: Benchmark testing a CPU	8
Activity 3: Illustration of pipelining	9

This Topic Exploration Pack should accompany the OCR resource 'Structure and Function of the Processor' learner activities, which you can download from the OCR website.



*This activity offers an
opportunity for English
skills development.*



Structure and Function of the Processor

Learners need to understand the key components of a typical Von Neumann processor. These should include the Arithmetic Logic Unit (ALU), Control Unit (CU) and registers: the Accumulator (ACC), Program Counter (PC), Memory Data Register (MDR), Memory Address Register (MAR) and Current Instruction Register (CIR). It is important to view components as interconnected components that function together to execute programs. They should also appreciate the importance of RAM in storing running programs.

Alternative processor architectures such as Harvard should provide a deeper understanding of how programs are run and some of the potential constraints on performance. Learners should also be made aware of energy consumption considerations and problems caused by excess waste heat. In particular, the Von Neumann bottleneck should be discussed and the potential problems associated with Harvard processors separating data and instructions in a program.

The Fetch Decode Execute cycle should be explained in terms of the CPU components. Kinaesthetic activities are a good way of reinforcing understanding of the process. The cyclic nature of the process and timing of events allows the learners to appreciate the importance of clock speed in processor performance. However, as they will realise, this is not the only measure and that caching recently used instructions will also decrease fetch time particularly in programs containing iterations.

Learners should have an opportunity to use the Little Man Computer Simulator, which can be viewed at:

<http://www.yorku.ca/sythen/research/LMC/LittleMan.html>

Little Man Computer Memory:										Message Box:
0	1	2	3	4	5	6	7	8	9	----- Trying to compile -----
901	307	901	308	107	902	0	0	0	0	0: INP
10	11	12	13	14	15	16	17	18	19	1: STA NUM1
0	0	0	0	0	0	0	0	0	0	2: INP
0	0	0	0	0	0	0	0	0	0	3: STA NUM2
20	21	22	23	24	25	26	27	28	29	4: ADD NUM1
0	0	0	0	0	0	0	0	0	0	5: OUT
0	0	0	0	0	0	0	0	0	0	6: HLT
30	31	32	33	34	35	36	37	38	39	7: NUM1 DAT
0	0	0	0	0	0	0	0	0	0	8: NUM2 DAT
0	0	0	0	0	0	0	0	0	0	----- Resolving Labels -----
40	41	42	43	44	45	46	47	48	49	NUM1 is a label for Address: 7
0	0	0	0	0	0	0	0	0	0	NUM2 is a label for Address: 8
0	0	0	0	0	0	0	0	0	0	----- Translating Mnemonics -----
50	51	52	53	54	55	56	57	58	59	Line 0: INP
0	0	0	0	0	0	0	0	0	0	Opcode = 901
0	0	0	0	0	0	0	0	0	0	Line 1: STA
60	61	62	63	64	65	66	67	68	69	Opcode = 3 Address = 07
0	0	0	0	0	0	0	0	0	0	Line 2: INP
0	0	0	0	0	0	0	0	0	0	Opcode = 901
70	71	72	73	74	75	76	77	78	79	Line 3: STA
0	0	0	0	0	0	0	0	0	0	Opcode = 3 Address = 08
0	0	0	0	0	0	0	0	0	0	Line 4: ADD
0	0	0	0	0	0	0	0	0	0	Opcode = 1 Address = 07
80	81	82	83	84	85	86	87	88	89	Line 5: OUT
0	0	0	0	0	0	0	0	0	0	
90	91	92	93	94	95	96	97	98	99	
0	0	0	0	0	0	0	0	0	0	

Clear Messages		Compile Program	
Accumulator:	0	Program Counter:	0
MEM Address:	0	MEM Data:	0
In-Box:		Out-Box:	

Fig 1 Little Man Computer Simulator

This will enable them to appreciate how programs written in a low-level language are executed. They will understand how instructions are broken down into the mnemonic which is translated to an opcode, and the associated memory address. One benefit of using the simulator is that learners can see all components, their contents and the program output.

Instructions executed sequentially may lead to inefficiency and underused resources. Pipelining can reduce these problems by optimising resources and use CPU time more efficiently. Instruction Level Parallelism and Thread Level Parallelism should both be covered. Modern CPU architecture includes the use of multiple cores and embedded systems.

Suggested Activities

Activity	Learning Objective	Resources Required	Additional Activities and Links
CPU architecture interactive poster	Learners will know about the structure of the processor.	Coloured paper and other stationery	The end product could also be an interactive presentation, animation or authored multimedia product. It could also be developed into a mobile app using software such as MIT App Inventor.
CPU component name game	To reinforce key component names associated with CPU architecture	Small adhesive note pages	This activity could be used as a revision activity.
Fetch Decode Execute class simulation	Learners will understand the Fetch Decode Execute cycle.	Cards with components of the processor and program instructions and data	Learners all assume the role of a CPU sub-component. A simple low-level program is then executed on this 'human virtual processor'.



Activity	Learning Objective	Resources Required	Additional Activities and Links
Understanding the Little Man Computer Simulator	Learners will understand how the processor runs programs.	Internet connected computer	Complete a series of programming exercises to simulate a variety of different low level programs including those with selection and iteration.
Benchmark testing a CPU	Learners will know how to benchmark test a CPU.	Free download CPU performance test software.	Software can be downloaded from http://novabench.com/ or http://www.sisoftware.co.uk/ (Lite evaluation copy). Other products are available but may be 30-day evaluation copies.
Pipelining demonstration	Learners will understand how pipelining improves efficiency.	Paper, scissors, pens, adhesive putty	Additional information can be found at: http://www.gamedev.net/page/resources/_/technical/general-programming/a-journey-through-the-cpu-pipeline-r3115 http://www.cs.iastate.edu/~prabhu/Tutorial/PIPELINE/pipeline.html
Alternative processor architectures	Learners will be able to appreciate the advantages and limitations associated with different processor architectures.	Internet connected computers	Research and compare different processor architectures and produce a simple guide in the form of a magazine article.



Approaches to Delivery

This topic can be delivered through the use of simulators and activities that can present simplified illustrations of complex structures and actions. This is of benefit and can aid understanding although some of the detail is lost through over-simplification. For example, in the Fetch Decode Execute simulation, a single core processor with no cache is used.

If Raspberry Pi computers are available, these can be overclocked using preset parameters. However, care should be taken that these are set correctly. It is also not advisable to leave processors in an overclocked state permanently without additional cooling as it may reduce lifespan. A simple program can be used to benchmark test the processor.

Pipelining is an important concept in modern processors. Learners will appreciate the limitation of the Von Neumann architecture and that parallelism permits faster processing. Any simple activity could be used to illustrate the basic principles. In the activity a production line is used to make folded paper helicopters. The activity will show that pipelining permits more 'processes' to be executed per unit time.

Activity 1: CPU architecture interactive poster

Objectives

Learners will know the structure of a typical processor and be able to name and give the function of key components

Resources

- display paper
- pins
- thin string

Main Activity

Learners use resources to produce an interactive poster showing the structure of a typical processor.

They should include:

- ALU
- Control Unit
- Program Counter
- Accumulator
- Memory Data Register
- Memory Address Register
- Current Instruction Register



Each component should have its function associated with it. This could be added by placing a “flap” of paper over a component that is lifted to show its function.

As an alternative activity, an interactive presentation or mobile phone app could be produced. In both cases, the image of the component should be clickable to create a pop-up showing the function.

Key questions

- What are the advantages of using registers to hold specific items within the CPU?
- What is the minimum size that a register can be?
- What is the purpose of the Program Counter and why is it needed?
- Give an example of a logical operation?
-

Activity 2: Benchmark testing a CPU

Objectives

Learners will know how to measure the performance of a typical CPU.

Resources

- Windows PC
- Downloaded benchmark test software from: <http://novabench.com/> or <http://www.sisoftware.co.uk/>
- Raspberry Pi computer

Main activity

Learners will use a downloaded program to test the performance of a Windows PC. They will then compare the performance with a Raspberry Pi benchmark test. They will be introduced to some standard measurements of CPU performance: MIPS (millions of instructions per second) and GFLOPS (giga floating point operations per second) as a way of comparing performance data. They will also appreciate that some programs are more demanding to run than others and that performance tests should “stress” the processor to assess its capabilities.

Key questions

- What are the types of programs that will cause the most “stress” on the processor?
- Thinking about the Fetch Decode Execute cycle, what could be done to increase performance?
- What might cause some clock cycles to not result in the execution of an instruction?



Activity 3: Illustration of pipelining

Objectives

Learners will understand how pipelining improves the efficiency of a processor.

Resources

- paper
- pencil
- scissors
- ruler
- sticky putty
- stopwatch or means of recording elapsed time

Main activity

Organise learners into small teams. Each team member has a specific role. Initially, to simulate a non-pipelined execution, each step must be performed sequentially until a “helicopter” is complete. Then, the entire process can begin again. Learners should time how long it takes to make three complete “helicopters”. With pipelining, when one team member has completed his/her part in the process, the production moves on to the next step. However, the early stage can then begin again for another “helicopter”. Learners again time how long it takes to make three “helicopters”.

Key questions

- How does the use of pipelining increase the efficiency of processors?
- What is a thread?
- What is the difference between Instruction **Level Pipelining** and Thread **Level Pipelining**?

We'd like to know your view on the resources we produce. By clicking on '[Like](#)' or '[Dislike](#)' you can help us to ensure that our resources work for you. When the email template pops up please add additional comments if you wish and then just click 'Send'. Thank you.

If you do not currently offer this OCR qualification but would like to do so, please complete the Expression of Interest Form which can be found here: www.ocr.org.uk/expression-of-interest

OCR Resources: *the small print*

OCR's resources are provided to support the teaching of OCR specifications, but in no way constitute an endorsed teaching method that is required by the Board, and the decision to use them lies with the individual teacher. Whilst every effort is made to ensure the accuracy of the content, OCR cannot be held responsible for any errors or omissions within these resources.

© OCR 2015 - This resource may be freely copied and distributed, as long as the OCR logo and this message remain intact and OCR is acknowledged as the originator of this work.

OCR acknowledges the use of the following content: Thumbs up and down icons: alexwhite/Shutterstock.com

Little Man Computer Simulator courtesy of Mike Coley - <http://www.gcsecomputing.org.uk>

Please get in touch if you want to discuss the accessibility of resources we offer to support delivery of our qualifications: resources.feedback@ocr.org.uk



OCR customer contact centre

General qualifications

Telephone 01223 553998

Facsimile 01223 552627

Email general.qualifications@ocr.org.uk



For staff training purposes and as part of our quality assurance programme your call may be recorded or monitored.

©OCR 2015 Oxford Cambridge and RSA Examinations is a Company Limited by Guarantee. Registered in England.
Registered office 1 Hills Road, Cambridge CB1 2EU. Registered company number 3484466. OCR is an exempt charity.