

GCE

Electronics

Unit **F614**: Electronic Control Systems

Advanced GCE

Mark Scheme for June 2017

OCR (Oxford Cambridge and RSA) is a leading UK awarding body, providing a wide range of qualifications to meet the needs of candidates of all ages and abilities. OCR qualifications include AS/A Levels, Diplomas, GCSEs, Cambridge Nationals, Cambridge Technicals, Functional Skills, Key Skills, Entry Level qualifications, NVQs and vocational qualifications in areas such as IT, business, languages, teaching/training, administration and secretarial skills.

It is also responsible for developing new specifications to meet national requirements and the needs of students and teachers. OCR is a not-for-profit organisation; any surplus made is invested back into the establishment to help towards the development of qualifications and support, which keep pace with the changing needs of today's society.

This mark scheme is published as an aid to teachers and students, to indicate the requirements of the examination. It shows the basis on which marks were awarded by examiners. It does not indicate the details of the discussions which took place at an examiners' meeting before marking commenced.










All examiners are instructed that alternative correct answers and unexpected approaches in candidates' scripts must be given marks that fairly reflect the relevant knowledge and skills demonstrated.

Mark schemes should be read in conjunction with the published question papers and the report on the examination.

OCR will not enter into any discussion or correspondence in connection with this mark scheme.

© OCR 2017

Annotations



1		31	BOD	Benefit of doubt
2		21	Cross	Cross
3		241	ECF	Error carried forward
4		191	NBOD	Benefit of doubt not given
5		1841	Not Relevant	Expandable vertical wavy line
6		271	REP	Repeat
7		201	TV	Too vague
8		11	Tick	Tick
9		1741	ZERO	Zero (big)
10				
11				
12				
13				
14				


question	grade	expected answer	mark	additional guidance
1a	E	Use of 10M, 6.8M and 15V	1	
	E	8.9 V	1	
1bi	E	2 V	1	Allow values between 1.9 V and 2.2 V
1bii	D	$V_{GS} = 2.5$ V from graph	1	Look for 2.5 V in answer
	C	$8.9 - 2.5 = 6.43$ V	1	Accept $9 - 2.5 = 6.5$ V or ecf from a
1biii	D	$6.43/0.02 = 320 \Omega$ e.c.f. voltage from bii	1	$6.5 / 0.02 = 325 \Omega$
1biv	D	Same shape and frequency	1	
	B	In phase	1	
	A	Same amplitude	1	
	A	Wobbles around 6.43 V (ecf from bii)	1	
1c	CC	Max 2 from: To increase the current/power owtte Of a signal from a high impedance/low current source owtte Because it has a high input impedance a relatively low output impedance	2	Allow any valid concrete example which makes these points Accept increase offset, reduce clipping

question	grade	expected answer	mark	additional guidance
2a	C	Synchronise operations wtte	1	
2b	DE	Max 2 from: Makes program go back to start Makes PC = 0 Starts program again if stuck Registers set to default value / cleared	2	
2c	E	Programs stored in (program) memory in microcontroller	1	Allow compiler or assembler
	C	Microcontroller needs program in binary/hex/machine code	1	
		Max 1 from:	1	
A	Converted by from text owtte By a computer program			
2d	C	Instruction fetched (from memory) pointed at by PC	1	
	A	Stored in (instruction) register	1	
	B	Increment PC	1	
	C	Execute instruction in (instruction) register	1	
	B	All steps in the correct order	1	

question	grade	expected answer	mark	additional guidance
3a	E	Contents/data/information lost when power turned off owtte	1	
3b	E E E D AA	Data lines labelled x4 Address lines labelled x2 max 2 from: read write r/ \overline{w} enable	1 1 1 1 2	
3c	E	16	1	
3d	C B B D C	Write to clk only Tristate connected from Q To data D to data Read to tristate enable only	1 1 1 1 1	<p>The diagram shows a D flip-flop with a 'write' input (clock) and a 'D' input. The 'Q' output is connected to a 'data' bus. The 'data' bus is also connected to a 'data' input. The 'Q' output is also connected to a 'read' input through an inverter.</p>
3e	BB	Max 2 from: To allow the data bus to be bidirectional To allow more than one output device to be connected to the data bus To allow the contents of the memory to be changed without interference from Q	2	


question	grade	expected answer	mark	additional guidance
4a	AAE	Max 3 from: <ul style="list-style-type: none"> To provide a constant voltage at G [$>V_T$] So that the MOSFET is always conducting To make voltage at output between 0 V and 12 V To allow output voltage to change up and down 	3	Allow voltage/potential divider
4b	E	Amplitude of input is 0.6 V	1	Valid comment about input amplitude
	C	Amplitude of D is 4.2 V $(11.5-3)/2$	1	Valid comment about D ac amplitude
	D	D is inverse of input so -ve $(-4.2/0.6 = -7)$ [ecf]	1	Must have - sign. Division of $\Delta D/\Delta \text{input}$
4c	E	Use of $G = -g_m R_D$	1	
	B	$-G/R_D = g_m = -(-7)/47$	1	Correct values used
	A	$= 0.15 \text{ S}$	1	Correct calculation ecf and positive result
4d	A*	$I = \left(\frac{12}{910\text{k} + 470\text{k}} \right) = 8.697 \times 10^{-6}$ Voltage at G = $8.697 \times 10^{-6} \times 470\text{k} = 4.09 \text{ V}$	1	
	A*	$I_{DS} = (12 - 7.2)/47 = 0.102 \text{ A}$	1	
	A*	$g_m = \frac{\Delta I}{\Delta V}, \Delta V = V_{GS} - V_T, \Delta I = I - 0$ $\therefore \Delta V = \frac{I}{g_m} = \frac{0.102}{0.15} = 0.68 \text{ V}$	1	
	A*	$V_T = 4.08 - 0.68 = 3.4 \text{ V}$	1	

question	grade	expected answer	mark	additional guidance
5a	DD EEE	1 mark for each in correct place	5	
5b	E C D E C	Op-amp, capacitor and resistor Capacitor between output and input of op-amp, resistor from input to V_{in} Non-inverting input to 0 V $R > 1 \text{ k}\Omega$ $RC = 2 \text{ ms}$ Use of $\Delta V_{out} = -V_{in} \frac{\Delta t}{RC}$	1 1 1 1 1 1	

5c	E C D B A A*	Continues at same gradient to 2 ms Flat between 2 – 5 ms Rising between 5 – 7 ms Rising at 6 V/ms between 5ms and 7ms falling at -4V/ms between 7ms and 11ms (ecf) Falling at -6V/ms until saturating at -13V (no ecf)	1 1 1 1 1 1	

question	grade	expected answer	mark	additional guidance
6a	D	wait180ms: MOVI Sn, B4 (n=0-6)	1	Label in correct place
	E	label: RCALL wait1ms	1	
	E	DEC Sn	1	
	D	JNZ label	1	
	E	RET	1	
6b	E	low: MOVI Sn, 70 OUT Q, Sn RET	1	Line correct with instruction, register and value
	E	High: MOVI Sn, EC	1	Correct EC
	E	OUT Q, Sn	1	Correct in both subroutine
	E	RET	1	Correct in both subroutine
6c	E	Turns on g and d	1	
	C	Make sound	1	
	A	At f = 250 Hz or T = 4 ms	1	
	B	For 128 ms	1	
6d	A*	Tests MSB to find out if adc≥128	1	
	A*	If not show L	1	
	A*	!#-adc is compared with 7C	1	
	A*	If so make sound and show = (ecf)	1	
	A*	If adc>10000011 then show H	1	

question	grade	expected answer	mark	additional guidance
7a	D	Transformer works with ac only	1	
7b	E D	Produces correct polarity Fully correct circuit	1 1	
7c	D C C	Constant <u>voltage reference</u> independent of supply Compared with output <u>Negative feedback</u> adjusts output to reference	1 1 1	
7d	EE	Max 2 from: <ul style="list-style-type: none"> • More efficient • Lighter • Smaller 	2	

question	grade	expected answer	mark	additional guidance
8a	E D E E	4 D-type flip-flops used all clocks connected together to CK outputs from Qs Inputs to Ds	1 1 1 1	<p>Qs not connected to anything else</p> <p>Ds not connected to anything else</p>  <p>The diagram shows four D-type flip-flops arranged vertically. A common clock signal line labeled 'CK' runs vertically through the center, with a dot indicating a connection to the clock input of each flip-flop. To the left of each flip-flop is its D input, labeled D0, D1, D2, and D3 from top to bottom. To the right of each flip-flop is its Q output, labeled Q0, Q1, Q2, and Q3 from top to bottom. Each flip-flop is represented by a rectangular box with a triangle on the right side pointing to the Q output.</p>
8b	E	0100101	1	

8c	C	1010110 First 4 bit correct	1	
	E	Last 3 bits correct	1	
8d	E	73 = 1001001	1	
	B	Add an extra bit for negative flag 01001001	1	128 – 73 = 55
	D	Invert all bits 10110110	1	55= 0110111
	C	Add 1 10110111	1	-128 +55 = 10000000 + 0110111 =10110111
8e	D	Two's complement processor before one input of adder	1	<pre> graph LR A[binary number A] --> FA[full adder] B[binary number B] --> TCP[two's complement processor] TCP --> FA FA --> Out[answer = A-B] </pre>
	C	On output B	1	

Quality of Written Communication

- 3 The candidate expresses complex ideas extremely clearly and fluently. Sentences and paragraphs follow on from one another smoothly and logically. Arguments are consistently relevant and well structured. There will be few, if any, errors of grammar, punctuation and spelling.
- 2 The candidate expresses straightforward ideas clearly, if not always fluently. Sentences and paragraphs may not always be well connected. Arguments may sometimes stray from the point or be weakly presented. There may be some errors of grammar, punctuation and spelling, but not such as to suggest a weakness in these areas.
- 1 The candidate expresses simple ideas clearly, but may be imprecise and awkward in dealing with complex or subtle concepts. Arguments may be of doubtful relevance or obscurely presented. Errors in grammar, punctuation and spelling may be noticeable and intrusive, suggesting weaknesses in these areas.
- 0 The language has no rewardable features.

OCR (Oxford Cambridge and RSA Examinations)
1 Hills Road
Cambridge
CB1 2EU

OCR Customer Contact Centre

Education and Learning

Telephone: 01223 553998

Facsimile: 01223 552627

Email: general.qualifications@ocr.org.uk

www.ocr.org.uk

For staff training purposes and as part of our quality assurance programme your call may be recorded or monitored

Oxford Cambridge and RSA Examinations
is a Company Limited by Guarantee
Registered in England
Registered Office; 1 Hills Road, Cambridge, CB1 2EU
Registered Company Number: 3484466
OCR is an exempt Charity

OCR (Oxford Cambridge and RSA Examinations)
Head office
Telephone: 01223 552552
Facsimile: 01223 552553

© OCR 2017



001